For more details, please see ourCookie Policy.


Ethernet Switch

Reply
New Contributor
Posts: 3
Registered: ‎06-11-2018

Establish and configure SGMII connection on BCM53134P to WAN Port5

Hi *,

I am trying to establish a SGMII connection on the WAN Port 5 (from a Zynq via MAC) and a RGMII connection (to a Phy-Port).
I want to configure the BCM53134P over SPI.

What I red so far in the data sheets and programming guides, are the following necessary register:

IdNameAddress (SPI Page: SPI Offset)Value (hex)Description
1WAN Ports selection0x00 : 0x260x0020Which Ports are WAN ports
2IMP Port traffic register  0x00 : 0x080x1CIMP port Control register
3IMP Port State Override register0x00 : 0x0E0x8A1Gbps and Full Duplex
4STS_Override Port 5 (WAN)0x00 : 0x5D0x4B1Gbps, Full Duplex and Uplink

Since I am using port 5 as a regular WAN port, I don't need to set the Reg(0x02 : 0x00) bit[6]: Correct?

Do I miss something?

Thank for your help!

------------------------------------------------------------------

ryanl​:

Hi ryan,

thanks for your help. However, I could not establish the connection, yet. I sorted some questions, which would help me a lot if you could

answer them:

1. After setting the speed to 1000Mb/s as described above, the SGMII ist still not working. Has the SGMII Port auto-negotiation ability? If yes, is it possible to disable it?

2. Can you upload the missing register sheets (e.g. page 0x14, page 0xe6)?

3. 53134-AN103-R(1).pdf says: "Packets received from a WAN port are forwarded only to the CPU through the IMP port". Is it the same as for SGMII? Is communication even possible without IMP port for the SGMII?

4. Has WAN_VOL_SEL any influence on BCM53134P, since port 5 is used as SGMII port?

5. Why are there two strapping pins for WAN/SGMII selection: WAN mode decides if SGMII is on port 8 or not, SGMII_P8_SEL does basically the same?

6. I want to establish data on port 8 and SGMII on port5: Therefore, there is no WAN-port necessary, correct?

7. 53134-AN103-R(1).pdf and 53134P-DS101-R(1).pdf says strapping pin LED6 is IMP MODE. However, later it is stated that LED06 is the SGMII_P8_SEL pin. Can you please clarify, what is the truth and update the sheets?

8. What is the background of the SGMII_TESTN / -P signal?

9. Are the register for page 0x14 for the port 5 (since PhyAddress = 4)?

Thanks a lot in advance!

Message was edited by: Clark Gable

Broadcom
Posts: 277
Registered: ‎02-15-2016

Re: Establish and configure SGMII connection on BCM53134P to WAN Port5

Hi,

Right, you do not need to set the Reg(0x02: 0x00).

For 53134P Port5 SGMII configure,

- besides to ensure follow datasheet strap pin setting and using 50MHz crystal clock for SGMII interface, please follow below SGMII registers configure.

Thanks,

Ryan

How to Configure the BCM53134 SGMII Port Speed through the SPI or MDC/MDIO

Summary

This article describes how to configure the BCM53134 B0/B1 chip’s SGMII port speed through the SPI or MDC/MDIO interface. It requires register writes to configure the BCM53134 B0/B1’s SGMII port speed on the:

  • IMP Port State Override Register (0x00: 0x0e) for the IMP port.
  • STS_OVERRIDE_P5 Register (0x00: 0x5d) for Port 5 and the SerDes PHY register.

Description

For the BCM53134B0/B1 chip:
  • If the OTP field sgmii_dis = 1, there is no SGMII interface support.
  • If the OTP field sgmii_dis = 0, the strap pin SGMII_P8_SEL which is shared with pin LED 6 selects whether the SGMII interface gets connected to Port 5 or Port 8.
Since the SGMII interface supports 1 Gbps and up to 2.5 Gbps, the following registers must be set to configure the SGMII interface in 1 Gbps or 2.5 Gbps.
    • Port 5:
Set the STS_OVERRIDE_P5 Register (0x00: 0x5d) bit[3:2]=0x10 for 1000 Mbps or 2500 Mbps operation.
    • IMP port:
Set the IMP Port State Override Register (0x00: 0x0e) bit[3:2]=0x10 for 1000 Mbps or 2500 Mbps operation.
    • SerDes PHY register:
      • To configure SGMII as 1000BASE-X, the following registers programming sequence through SPI or MDC/MDIO interface access must be configured (see the following table):
SPI AccessMDC/MDIO Pseudo PHY AccessLengthByte1Byte0
Page(SPI)Offset(SPI)MDIO AddressOffset(MDIO)
0xe60x000xe60x000x1 0x01
0x140x3e0x040x1f0x20x800x00
0x140x200x040x100x20x0c0x2f
0x140x3e0x040x1f0x20x830x00
0x140x200x040x100x20x010x0d
0x140x3e0x040x1f0x20x840x70
0x140x260x040x130x20x120x51
0x140x3e0x040x1f0x20x830x40
0x140x340x040x1a0x20x000x03
0x140x3e0x040x1f0x20x800x00
0x140x000x040x000x20x010x40
0x140x200x040x100x20x2c0x2f
    • To configure SGMII as 2500BASE-X, the following registers programming sequence through SPI or MDC/MDIO interface access must be configured (see the following table):
SPI AccessMDC/MDIO Pseudo PHY AccessLengthByte1Byte0
Page(SPI)Offset(SPI)MDIO AddressOffset(MDIO)
0xe60x000xe60x000x1 0x01
0x140x3e0x040x1f0x20x800x00
0x140x200x040x100x20x0c0x2f
0x140x3e0x040x1f0x20x830x00
0x140x200x040x100x20x010x0d
0x140x300x040x180x20xc00x10
0x140x3e0x040x1f0x20x830x40
0x140x340x040x1a0x20x000x01
0x140x3e0x040x1f0x20x800x00
0x140x000x040x000x20x010x40
0x140x200x040x100x20x2c0x2f
  • SGMII Interface Speed Status:

There is an SGMII Status Register (0xe6: 0x40) to check the SGMII's interface speed configuration status.

New Contributor
Posts: 3
Registered: ‎06-11-2018

Re: Establish and configure SGMII connection on BCM53134P to WAN Port5

Hi @ryanl : Thanks for your help.

Actually, there were several things to establish the SGMII connection in my case, which I'd like to document :

  1. Strap pin LED6_SGMII_P8_SEL and the strap pin LED4_WANMODE must be low. It does make sense for the former. However, for the latter it does not. The description says: LED4 is used for the strap pin for WAN Mode. When SGMII is support on Port 8 (IMP Port) and use the Port 5 (WAN port) as RGMII, this pin must be low. Since I wanted to use Port 5 as SGMII, we had initially a pull-up there, which was wrong.
  2. The signals SGMII_TESTN and SGMII_TESTP are mentioned in both the data sheet and the reference design. These are test signals and must not be connected.
  3. The configuration you sent to configure the SGMII as 1000BASE-X was correct. Actually, the pins didn't even send the SGMII idle pattern before. How is that possible, that a costumer only gets the information to establish a SGMII connection in a forum with a magic code for registers that are not even mentioned in the register sheet (for a switch that is more than 3 years old)?

I hope, you will add these things into the data sheets / documentation!

Broadcom
Posts: 277
Registered: ‎02-15-2016

Re: Establish and configure SGMII connection on BCM53134P to WAN Port5

Thank you for the input, we are double check it.

 

Thanks,

Ryan

Join the Broadcom Community

Get quick and easy access to valuable resources across the Broadcom Community Network.